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Characterisation of electromagnetic
compatibility drifts of nanoscale integrated
circuit after accelerated life tests
S. Ben Dhia, A. Boyer, B. Li and A. Cisse Ndoye
Presented is an original study about the effects of integrated circuit
aging on electromagnetic emission and immunity to radio frequency
interferences. For the ﬁrst time an electromagnetic compatibility
(EMC) qualiﬁcation procedure is proposed to quantify the EMC
level variation over the full lifetime of a component. Results presented
show non-negligible variations of the emission and immunity
thresholds after accelerated life tests, which could seriously deteriorate
EMC margins required to ensure compliance with standard EMC
levels.
Introduction: Owing to increasing usage of high speed and complex
electronic systems, electromagnetic compatibility (EMC) is a major
concern for electronic system manufacturers [1]. Ensuring EMC over
the full lifetime of a product is a requirement for safety critical appli-
cations which bear harsh environments, e.g. for the automotive and
the aerospace industries. However, the objective of long-term reliability
is less and less achievable owing to the drastic reduction of device life-
time observed in nanometric CMOS technologies [2]. The natural aging,
which accelerates degradation mechanisms in ICs, can also degrade the
EMC performance of ICs [3–5]. However, its impact on EMC has not
been completely clariﬁed yet. EMC qualiﬁcation tests are systematically
realised on burn-in components and seldom combined with accelerated
life and robustness tests. To verify if the degradation mechanisms
induced by natural aging could affect component EMC performance,
this Letter proposes an original study of the emission and susceptibility
of a 65nm CMOS IC before and after two standard accelerated life tests.
Results presented underline emission spectrum drifts and immunity
level deterioration after accelerated aging tests.
Test chip and experimental setup description: The tests are based on a
65 nm low power CMOS technology test chip developed by
STMicroelectronics and dedicated to characterisation of several I/O
structures. To exhibit aging effect on the test chip EMC, two standard
measurement methods adapted to IC conducted emission and immunity
characterisation are applied on two batches of ﬁve components before
and after two different accelerated life tests. The number of tested
samples results from a compromise between the level of conﬁdence in
measurements and EMC test duration and cost. The conducted emission
of the component under test is characterised according to the standard
IEC 61967-4 [6]. The parasitic current produced by the IC and
ﬂowing through the ground pin is sensed. The conducted susceptibility
of this component is tested according to the IEC 62132-3 direct power
injection (DPI) method [7]. DPI tests are conducted on a digital input
and power supply pins. Accelerated life tests consist in applying stress
conditions to devices in order to accelerate the internal degradations
and then estimate device lifetime. High temperature operating life
(HTOL) (1508C during 408 h) and low temperature operating life
(LTOL) (2408C during 408 h) [8] combined with high supply voltage
(nominalþ 10%) are selected.
80
75 fresh
HTOL70
65
60
55
co
n
du
ct
ed
 e
m
iss
io
n
a
m
pl
itu
de
, d
Bµ
v
50
45
40
frequency, Hz (×108)
a
0 1 2 3
45
40
fresh
HTOL
35
30
25
co
n
du
ct
ed
 im
m
un
ity
 th
re
sh
ol
d,
po
we
r i
n 
dB
m
20
15
10
107 108 109
frequency, Hz
b
Fig. 1 Examples of EMC performances drift after accelerated aging tests
a HTOL aging impact on emission level (measured on one sample)
b HTOL aging impact on IO immunity threshold (RFI injected on IO power
supply of one sample)
Experimental results: Fig. 1 presents two examples of EMC level vari-
ations after the HTOL test. For both results, a global reduction of emis-
sion spectrum as well as a reduction of the IC immunity threshold over a
wide frequency range can be noticed. At some frequencies, theELECTRONICS LETTERS 18th February 2010 Vol.
Authorized licensed use limited to: INSA TOULOUSE. Downloaded omaximum drift reaches almost 8 dB. These measurements are then per-
formed on the ﬁve samples in order to quantify the drift trends statist-
ically. Variations of emission or susceptibility levels are given in
terms of mean drift DM over all the components:
DM ¼ 1
Nsample
PN
i¼1
ðXAi  XBiÞ
XBi, (XAi): emission or immunity level of sample ‘i’ before (resp. after)
aging; Nsample: number of samples.
Emission and susceptibility levels cannot be accurately known as they
are subject to statistical distributions due to measurement errors and
variability between components. Aging can affect the variability of com-
ponent characteristics so the dispersion s of emission or susceptibility
levels must be computed before and after aging:
s ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
PN
i¼1
(XðAorBÞi  XðAorBÞ)2
Nsample  1
vuuut
X¯: mean emission or immunity level of all samples.
The measured drifts between samples are also affected by repeatabil-
ity errors owing to the measurement equipment or test bench variations.
Characterisation shows that this error remains lower than 0.4 dB for
emission measurements and 0.12 dB for immunity measurements. As
systematic errors due to equipment uncertainties are independent of
components, they do not affect the aging induced drift measurement.
Emission level drifts analysis: Fig. 2a shows the mean difference
between the emission levels of fresh and aged components, for both
accelerated life tests, also summarised in Table 1. Emission levels
decrease clearly after both aging tests over almost all the frequency
range. Low temperature stress induces a greater emission level reduction
(with a mean value about 21.48 dB) than high temperature stress
(20.3 dB on average). A reduction of emission level can be explained
by a decrease of transient currents induced by IC activity, which
results from internal degradation mechanisms. The results in Fig. 2b
show that emission levels tend to spread out after both accelerated life
tests (mean of 0.4 dB), although it remains within an acceptable margin.
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Fig. 2 Overview of components emission drifts after accelerated life tests
a LTOL and HTOL aging impact on emission level (mean drift for all samples)
b LTOL and HTOL aging impact on emission level dispersion between samples
(difference between aged and fresh dispersion)46 No. 4
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Table 1: Emission and immunity results summary
EMC test Aging test
Max. aging
drift above all
frequencies
(for most
affected
sample)
(dB/dB)
Mean aging
drift above
all frequencies
(for most affected
sample) (dB)
Mean aging
drift for
batch above all
frequencies (dB)
Standard deviation
of drift for batch
above all
frequencies
s(standard
deviation)
(dB)
Expanded
uncertainty
ks ¼ 2.78xs
(dB)
Conducted
emission
HTOL 2.2/ 29.5 20.8 20.3 1 2.78
LTOL 15.3/2 12 22.9 21.48 1 2.78
IO immunity
(RFI on IO)
HTOL 1/2 0.5 0.3 0.5 0.1 0.278
LTOL 12.8/ 212.5 2.4 0.83 1.5 4.17
IO immunity
dB (RFI on
IO supply)
HTOL 2/2 8.75 21.6 20.8 0.7 1.9
LTOL 1.26/2 8.25 20.5 20.6 1 2.78
Immunity drifts analysis: Results shown in Fig. 3a compare HTOL and
LTOL aging impact on the IO immunity for an RF injection on the IO
input. HTOL tends to enhance slightly the immunity level over a large
frequency range. However, LTOL seems to have an ambiguous impact
on susceptibility level which can strongly increase or decrease depend-
ing on the frequency range. Nevertheless, the mean drift of susceptibility
level for the entire batch remains positive for both aging tests, leading us
to think that aging has a positive but weak effect on IO immunity during
conducted injection on input pins. Conversely, aging seems to have a
negative impact on IO immunity when RF injections are performed
on power supply pins. As shown in Fig. 3b and Table 1, HTOL and
LTOL tests induce a noticeable reduction of the immunity level of the
IO over a large frequency range. Even if the average global fading of
immunity level remains acceptable compared to other sources of level
dispersion, the large reductions of immunity level observed on some
samples at several frequencies (up to 28 dB) can seriously affect their
EMC compliance. Some investigations on IO characteristics have been
made before and after aging (e.g. input-output transfer function, I/V
characteristics). Even if they show slight variations, they are hardly cor-
related to susceptibility level variations. Further analyses on I/O internal
structures are required to explain in more detail the effects of IO aging
on immunity level degradation.
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Fig. 3 Overview of IO and power supply immunity threshold drifts after
accelerated life tests
a Comparison between HTOL and LTOL aging impact on IO immunity (RFI
injected on IO input): mean drift for all samples
b Comparison between HTOL and LTOL aging impact on IO immunity (RFI
injected on IO supply): mean drift for all samplesELECTRONIC
Authorized licensed use limited to: INSA TOULOUSE. Downloaded on AprConclusion: Although the consequences of integrated circuits’ natural
aging on electromagnetic emission and susceptibility could have a dra-
matic impact on electronic system functional safety, they have not yet
been evaluated. This Letter shows through a case study the non-negli-
gible effect of component aging on EMC levels. The negative impact
of aging on component susceptibility to radio frequency interferences
raises an important issue to be solved to warrantee electronic system
reliability throughout their exploitation duration.
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